Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main Page
Community portal
Village Pump
Recent changes
Upload file
Help
Help contents
Editing guide
Writing a repair guide
Sandbox
Browse Wiki
Service Manuals
Apple
Nintendo
Sega
Troubleshooting
Search
Search
Appearance
Create account
Log in
Personal tools
Not logged in
Talk
Contributions
Create account
Log in
Editing
PowerPC 604 RISC Microprocessor Users Manual 1994
Page
Discussion
English
Read
Edit
Edit source
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
Edit source
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
The '''''PowerPC 604 RISC Microprocessor User's Manual''''' is the user's manual for the PowerPC 604 processor, published jointly by Motorola (document MPC604UM/AD) and IBM Microelectronics (MPR604UMU-01) and dated 11/94. It is copyright Motorola Inc. 1994, with portions copyright IBM Corp. 1991β1994. The title page describes the 604 as "a new product under development". The hosted PDF has 460 pages: the manual, with chapter-numbered pages (1-1 onwards), a glossary and index, followed by Motorola distributor and IBM sales office lists and the back cover. It has an OCR text layer. == Contents == {| class="wikitable" style="text-align:left;" ! Part !! Title !! Starts |- | Front matter || About this book: audience, organisation, suggested reading, conventions, acronyms and abbreviations, terminology || p. xxii |- | Chapter 1 || Overview: features, hardware implementation, execution model, nap mode power management, performance monitor || 1-1 |- | Chapter 2 || PowerPC 604 processor programming model: register set and 604-specific registers, operand conventions, instruction set summary || 2-1 |- | Chapter 3 || Cache and bus interface unit operation || 3-1 |- | Chapter 4 || Exceptions || 4-1 |- | Chapter 5 || Memory management || 5-1 |- | Chapter 6 || Instruction timing || 6-1 |- | Chapter 7 || Signal descriptions || 7-1 |- | Chapter 8 || System interface operation || 8-1 |- | Chapter 9 || Performance monitor || 9-1 |- | Appendix A || PowerPC instruction set listings || A-1 |- | Appendix B || Invalid instruction forms || B-1 |- | End matter || Glossary of terms and abbreviations; index || Index-1 |} == What this manual does not contain == * Anything about a computer built around the 604. It documents the processor's registers, exceptions, memory management, caches, bus protocol, signals and instruction timing, and has no board designators, component values or repair procedures for any machine. * Electrical and AC timing specifications. The manual refers readers to the separate 604 hardware specifications for these (for example in chapter 7's clock signal descriptions). * The later 604e, 601 or 603. <pdf> File:PowerPC 604 RISC Microprocessor Users Manual 1994.pdf </pdf> Download: [[:File:PowerPC 604 RISC Microprocessor Users Manual 1994.pdf|PowerPC 604 RISC Microprocessor Users Manual 1994.pdf]] [[Category:Apple Programming Documentation]] [[Category:Documentation]]
Summary:
Other contributors may edit, change or remove anything you write here. Text you write is released under CC BY-SA 4.0 and the GFDL; see the
Terms of Use
.
If you add copyrighted material, such as text or pages from a manual, cite it: give the source, the author or publisher, and the copyright holder. See
RetroTechCollection:Copyrights
.
Cancel
Editing help
(opens in new window)
Search
Search
Editing
PowerPC 604 RISC Microprocessor Users Manual 1994
Add topic